**EE477 Project Phase 3 Extra Credit Proposal**

Jason Yik

Haoda Wang

Fei Wu

There is a family of algorithms for speeding multiplication in hardware that are all based on Booth’s original work.

We have already implement it in Verilog coding and it works.

We are trying to implement the Booth Multiplier in schematic and test the logic correction.

